

## HL1361BRxx

# DFB Laser Diode Chip Bar

#### **Sample Categories and Disclaimer**

**Functional sample** that has the suffix of "-F" or "-Fx" to the product number is a sample that is designed according to the customer's request. The purpose of this sample is to check and confirm the product feasibility. Thus the sample may be an R&D prototype or may be a modified current product. This sample may not be manufactured in qualified production lines nor using qualified parts. Basically Oclaro guarantees the requested performance of BOL (Beginning Of Life). Any qualification will not be applied.

**Working sample** that has the suffix of "-W" or "-Wx" to the product number is a sample to evaluate, confirm and finalize the product specifications. Basically Oclaro guarantees the performance of BOL (Beginning Of Life). Not all qualifications may be completed. This sample may not be manufactured in qualified production lines nor be using qualified components. Until Oclaro Inc. releases the products for general sales, Oclaro Inc. reserves the right to change prices, features, functions, specifications, capabilities and release schedule.

#### **DESCRIPTION**

#### General

The HL1361BRxx is a Distributed Feed-Back (DFB) laser diode chip bar. Front facet and rear facet of each bar are coated by AR (Anti Reflection) and HR (High Reflection) film respectively. One bar contains 34pcs or 35 pcs of LD chips in line. The bar will be shipped as is without electric tests and without visual check for chips. The optical/electrical performances are verified as a wafer verification test. Individual chip is designed for 10Gbit/s operation and for use in the dry N2 hermetic sealed package.

#### PN information

PN	PN (initial samples)	Chip qty in a bar	Wavelength** (nm)
HL1361BRxx	HL1361BRxx-F	34 or 35	1310

<sup>\*&</sup>quot;xx" are customer code and will be assigned separately.

<sup>\*</sup> Actual wavelength range is specified separately.




### **Outline**


### **Bar Dimension**

The bar will be either Type A or Type B.

## Type A



## Type B



## **Pin Configurations**



Fig.2 Block Diagram (one LD chip)

Table 1. Pin Configurations

Pin#	Description	Remarks
1	Laser anode (P electrode)	
2	Laser cathode (N electrode)	



### MECHANICAL DIMENSIONS

Individual chip size is 250  $\mu m$  x 200  $\mu m$  x 92  $\mu m$ . Fig. 3-5 shows a chip outline and metallization pattern. The Anode has typ. 0.55 $\mu m$  Au film and Cathode has typ. 0.57 $\mu m$  Au film respectively.





Fig.3 Top view (Anode)

Fig.4 Bottom view (Cathode)



(Outline: +/-20um)

Fig. 5 Chip Outline and Dimensions



### PERFORMANCE SPECIFICATIONS

### **Absolute Maximum Ratings**

Since the HL1361BRxx is a bar form, the performance will depend on not only chip performance but also its assembling process including dicing. If the chip is assembled in a proper way, the performance described in Table 2 can be expected but these are not guaranteed values. Oclaro assumes no responsibility for those reliability when they are assembled and/or tested in customer Tc means submount temperature when the chip mounted on Oclaro standard sub-mount soldered on heat sink.

Table 2. Absolute Maximum Ratings (Tc=25°C, unless otherwise specified)

	Absolute Maximum Rating		Max	Unit	
1	1 Storage temperature		85	С	
2	2 Operating temperature		95	С	
3	3 Laser forward bias current		150	mA	
4	Laser reverse bias voltage	-	2	V	
5	Die binding temperature	-	350	C	(< 4 s) Note

Note: Recommended condition: 320 C max and 4 s max.



### **Optical and Electrical Characteristics**

Since the HL1361BRxx is a bar form, the performance will depend on not only chip performance but also its assembling process including dicing. If the chip is assembled in a proper way, the performance described in Table 3 can be expected but these are not guaranteed values.

Table 3. Expected Optical and Electrical Characteristics (Tc= -5C to 95C, unless otherwise specified, Condition at CoC (Chip on testing carrier))

No	Optical and Electrical Characteristics	Min	Тур	Max	Units	Notes
1	Wavelength range	1265 - 1340		nm	at operating output power	
2	Side-mode suppression ratio (SMSR), operating condition	35	35		dB	
3	Threshold current @ 25C	-	8	15	mA	
4	Threshold current @ 95C	-	20	28	mA	
5	Slope efficiency @ 25C, I=Ith+5mA to I=Ith+50mA		0.3	-	W/A	
6	Slope efficiency @ 95C, I=Ith to I=70mA		-	-	W/A	
7	Mask Margin (IEEE 10.3Gb/s) I=Ith+25mA @25C	20	-	-	%	PRBS=2 <sup>31</sup> -1, 1k waveforms ER=4.5dB
8	Effective serial resistance I=50mA@ 95C	<b>'</b> -	7	۲-	Ohms	
9	Laser forward voltage I=70mA@ 95C		1.5	2.0	V	
10	Kink deviation, Ith+5 to 100mA	-	-	20	%	See figure 6
11	Far field divergence angle, vertical, I=70mA@ 95C	-	35	45	degrees	
12	Far field divergence angle, horizontal, I=70mA@ 95C	-	32	40	degrees	

Note: Tc means sub-mount temperature when the chip mounted on Oclaro standard sub-mount soldered on a heat sink.




Fig. 6 Kink definition



### **VERIFICATION PROCESS**

Oclaro will carry out the following verification test.

The bar samples will be picked up from the specified area of the finished wafer, i.e. center and middle circumferences.

- Pulse testing: shown in Table 4

- Burn-in testing: shown in Table 5 using the chips on carrier which passed the Pulse testing

- DC testing and checking the criteria: shown in Table 5

Table 4 Chip pulse test criteria

No.	Parameter	Symbol	Condition	Min	Max	Unit	Remark
1	Threshold current	$I_{th}$	$T_s=85^{\circ}C$	-	21.5	mA	Note1
2	Slope efficiency	Eta	$T_s=85^{\circ}C$ ,	0.087	-	W/A	Note2
			I <sub>F</sub> =67.5mA				
3	Peak wavelength	$\lambda_{\mathrm{p}}$	T <sub>s</sub> =25°C	1288.8	1332.3	nm	
		1	I <sub>F</sub> =67.5mA				
4	Side mode	SMSR	T <sub>s</sub> =25°C	35		dB	
4		SMSK		33	_	ub	
	suppression ratio		I <sub>F</sub> =67.5mA				
			$T_s=85^{\circ}C$	35	-	dB	
			$I_F=67.5\text{mA}$				

Note1 21.5mA=28mA x A, A= Temperature correlated factor 0.782 Note2 0.087W/A=0.11W/A x B, B= Tester correlated factor 0.792



### **Wafer Verification Test**

Oclaro will perform hard screening (Burn-In), DC measurement and AC measurement using chips mounted on Oclaro standard submount soldered on heat sink. Only the chips that passed the criteria described in this "Wafer Verification Test" section will be used. Only the bars from wafers meeting the minimum yield described in Table 5 will be shipped.

Table 5 Criteria in wafer verification test


Parameter	Condition	Pass Criterion	Minimum Number or
			Yield
LD chip mount	-	-	20pcs
Start Burn-In test			
Optical Purge test	25°C, 120mA, ACC 3min.	$ \Delta I_{th}  \leq +5\%,  \Delta Po $	
		$\leq +10\%$ , $ \Delta Eta  \leq +10\%$ .	
Electrical Purge test	100°C, 150mA, ACC 20h	-	
APC Test	95°C, 70mA, APC 100h,	$-2\% \le \Delta I_{op} \le +0.5\%$	
	$(I_{op}@100h-I_{op}@0h/I_{op}@0h$		
Pass Burn-In test			
Start DC test			
Threshold current	T <sub>c</sub> =95°C	I <sub>th</sub> ≤28mA	
Slope efficiency	T <sub>c</sub> =95°C,	Eta≥0.11W/A	
1 3	Eta=Po(70mA)/(70mA- $I_{th}$ )		
Forward voltage	$T_c=1$ °C, $I_o=33$ mA	V <sub>op</sub> ≤1.8V	
	$T_c=95$ °C, $I_o=70$ mA	op 	
Kink deviation,	$T_c=1$ °C and 95°C, Ith+5 to	kink free	
	100mA		
Peak wavelength	$T_c=1$ °C, $I_o=33$ mA	1285.2 nm≤λp≤1337.5nm	
C	T <sub>c</sub> =95°C, I <sub>o</sub> =70mA	1285.2 nm≤λp≤1337.5 nm	
Side mode	$T_c=1^{\circ}C$ , $Io=33mA$	SMSR≥35dB	
suppression ratio	$T_c=95^{\circ}C, I_o=70\text{mA}$		
Beam divergence	T <sub>c</sub> =95°C, I <sub>o</sub> =70mA	FWHM_H≤36deg	
angle (Horizontal)			
Beam divergence	T <sub>c</sub> =95°C, I <sub>o</sub> =70mA	FWHM_V≤40deg	
angle (Vertical)			
Pass DC test			10 of 20pcs
			(50%)



### **OTHER SPECIFICATIONS**


### Packing and label

The products will be packed as described in Fig. 7 below.



]





The plastic bag is vacuum-packed.

Fig 8 Packing bag (Example)




Fig 9 Danger Label (Example)

Bar code label is on plastic bag for each shipment form. Supplier Product Name, Supplier lot number, the Quantity and Customer Part Number are on it. Please see Fig. 8. 40x 80 mm




Fig. 10 Bar code label on outer plastic bag (Example of HL1361BRxx)



## **Revision History**

Rev	Date	Page/Line/Fig/Table	Modification	Note
0.0	Aug, 04, 2014			
1.0	Dec 21, 2015	P2/	Added 35pcs bar	